Skip to content

What the posting requires

Required
  • Verilog
  • AXI Protocol
  • Vivado Design Suite
  • TCP
  • I2C
  • Bash
  • SystemVerilog
  • AXI4
  • Zynq
Preferred
  • Security clearance
  • FPGA Ethernet IP
  • Sdr
  • Analog Device Transceivers
  • Time Synchronization
  • HLS Synthesis

These tags are our reading of the posting. They can miss something; the original posting is the reference.

Your fit

Add your resume PDF to check it against this posting.

About a minute.

No account. Your resume is deleted when the verdict appears.