Skip to content

What the posting requires

Required
  • SystemVerilog
  • Verilog
  • Vivado
  • Python
  • C++
  • Quartus
  • FPGA
  • Asic
  • Low latency trading
  • Electrical Engineering
Preferred
  • RTL implementation
  • Simulation
  • Verification
  • Hardware bring-up

These tags are our reading of the posting. They can miss something; the original posting is the reference.

Your fit

Add your resume PDF to check it against this posting.

About a minute.

No account. Your resume is deleted when the verdict appears.