Skip to content

About the role

The team designs and builds advanced FPGAs and ASICs for the Starlink satellite internet system. The engineer develops these chips, optimizing them for performance and power. This role involves the full design lifecycle, from architecture to validation and lab bring-up.

Our summary of the posting; the original is on the SpaceX careers page.

What the posting requires

Required
  • US citizenship
  • Bachelor's degree
  • Electrical Engineering
  • Computer Engineering
  • Computer Science
  • Physics
  • RTL Design
  • SystemVerilog
  • Verilog
Preferred
  • Python
  • EDA tools
  • AXI
  • Debugging
  • C++
  • HDL simulators

These tags are our reading of the posting. They can miss something; the original posting is the reference.

Your fit

Add your resume PDF to check it against this posting.

About a minute.

No account. Your resume is deleted when the verdict appears.