Skip to content

What the posting requires

Required
  • SystemVerilog
  • Verilog
  • VHDL
  • RTL
  • Financial Markets
  • Electrical Engineering
  • Computer Engineering
  • Degree
  • Student
  • Full-time
Preferred
  • C++
  • Python

These tags are our reading of the posting. They can miss something; the original posting is the reference.

Your fit

Add your resume PDF to check it against this posting.

About a minute.

No account. Your resume is deleted when the verdict appears.