Skip to content

What the posting requires

Required
  • Jitter decomposition
  • Cadence Virtuoso
  • Budgeting methodology
  • Spectre
  • Monte Carlo
  • Post-layout simulation
  • PLL architecture
  • CDR architectures
  • Loop dynamics
Preferred
  • MATLAB
  • Python
  • Die-to-die interconnect
  • Forwarded-clock
  • Digital PLL/CDR
  • UCIe

These tags are our reading of the posting. They can miss something; the original posting is the reference.

Your fit

Add your resume PDF to check it against this posting.

About a minute.

No account. Your resume is deleted when the verdict appears.